

Nh

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/791,501	03/01/2004	Martin Vorbach	2885/85	1856
26646 KENYON & F	7590 02/28/2007 KENYON LLP		EXAMINER	
ONE BROADWAY			TRUJILLO, JAMES K	
NEW YORK, NY 10004			ART UNIT	PAPER NUMBER
		•	2116	
				
SHORTENED STATUTO	RY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE	
3 MC	ONTHS	02/28/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

		Application No.	Applicant(s)
	•	10/791,501	VORBACH ET AL.
•	Office Action Summary	Examiner	Art Unit
		James K. Trujillo	2116
Period fo	The MAILING DATE of this communication app or Reply	pears on the cover sheet with the c	orrespondence address
WHI(- Exte after - If NO - Failt Any	HORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DATE of time may be available under the provisions of 37 CFR 1.13 r SIX (6) MONTHS from the mailing date of this communication. Of period for reply is specified above, the maximum statutory period vure to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tinwill apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	N. nely filed the mailing date of this communication: D (35 U.S.C. § 133).
Status	·		
1)⊠ 2a)⊠ 3)□	This action is FINAL . 2b) ☐ This	action is non-final. nce except for formal matters, pro	· ·
Disposit	ion of Claims		
5)□ 6)⊠ 7)□ 8)□ Applicat 9)□	Claim(s) 1-19 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) 1-19 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or claim(s) are subject to by the Examine The drawing(s) filed on is/are: a) access	wn from consideration. r election requirement.	- - -
·	Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Ex	drawing(s) be held in abeyance. Section is required if the drawing(s) is obj	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).
Priority ι	under 35 U.S.C. § 119		
a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureau See the attached detailed Office action for a list	s have been received. s have been received in Applicati rity documents have been receive u (PCT Rule 17.2(a)).	on No. <u>08/946,810</u> . ed in this National Stage
2) 🔲 Notic 3) 🔯 Infon	nt(s) ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO/SB/08) er No(s)/Mail Date 112106.	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	ite

Art Unit: 2116

DETAILED ACTION

1. It is hereby acknowledged that the following papers have been received and placed of record in the file: Amendment dated 12/18/06.

2. Claims 4-19 are presented for examination.

5

Information Disclosure Statement

3. Two references provided in the IDS dated 11/21/06 were not considered because they were considered previously in the IDS dated 3/1/04.

10

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

15

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

20

25

- 5. Claims 4-7 and 9 rejected under 35 U.S.C. 102(e) as being anticipated by Durham et al., U.S. Patent 6,785,826.
- 6. Regarding claim 4, Durham teaches a data processing device, comprising:
 - a. an array of data processing unit (functional units 206, 210, 214 and 218, figure 2), the processing unit being connected to at least on one of a power supply line and a clock line (system clock 800 via unit clock 804, figure 8; system clock 800 via unit clock 904); and

Art Unit: 2116

5

10

15

20

b. an enabling/disabling device adapted to at least (low power mode circuits of each functional unit include AND gates 802 figure 8; or MUXes 902, figure 9) to at least one of:

i. enable or disable power supply to a number of the processing units, and

Page 3

ii. block full clock speed for the number of data processing units (the clock is either stopped or reduced for a particular functional unit, col. 7, line 34 through

col. 8, line 7);

c. wherein the number is less than all of the processing units (each functional unit controls its own power dissipation, col. 3, lines 44-48); and

d. wherein the enabling/disabling devices is configured to be data driven (the enabling/disabling devices are driven by data from the power sensing circuitry, col. 4, lines 45-54);

- 7. Regarding claim 5, Durham taught the data processing device according to claim 4, as described above. Durham further teaches wherein the enabling/disabling device is adapted to provide a clock to a number of the data processing units which is equal to 0 (Durham inherently teaches that clocks all data processing units may be stopped, col. 3, lines 44-48).
- 8. Regarding claim 6, Durham taught the data processing device according to claim 4, as described above. Durham further teaches wherein the enabling/disabling is adapted to be handshake-driven (Durham uses Request lines 208, 214, 220 and 228 along with Status lines 210, 216, 222 and 228 to communicate status and requests which are interpreted to be handshake-driven).

Art Unit: 2116

15

20

9. Regarding claim 7, Durham taught the data processing device according to claim 4, as described above. Durham further teaches wherein each of the processing units is a reconfigurable unit of a multi-dimensional array (each functional unit of Durham is reconfigurable because it can change its operating mode, col. 3, lines 44-48).

Page 4

- 10. Regarding claim 9, Durham taught the data processing device according to claim 4, as described above. Durham further teaches wherein the enabling/disabling device is adapted to selectively block full clock speed for the number of data processing units (each functional unit of Durham has clock control, col. 3, lines 44-48, figures 8 and 9).
- 10 11. Claim 4, 5, 7-9 are rejected under 35 U.S.C. 102(e) as being anticipated by Gupta et al., U.S. Patent 5,996,083.
 - 12. Regarding claim 4, Gupta teaches a data processing device comprising:
 - a. an array of data processing units (FU₁-FU₂, figure 2), the data processing units being connected to at least one of a power supply line (removing power to functional unit, col.
 - 4, lines 5-7; figure 6 and corresponding text) and a clock line (col. 3, line 67 through col.
 - 4, line 5; figures 3-5 and corresponding text); and
 - b. an enabling/disabling device adapted (power control 108, figure 2) to at least one of:
 - i. enable or disable power supply to a number of the processing units (removing power to the functional units, col. 4, lines 5-7), and
 - ii. block full clock speed for the number of data processing units (col. 3, line67 through col. 4, line 5);

Art Unit: 2116

5

10

15

20

c. wherein the number is less than all of the processing units (each functional may be provided with it own clock and power control col. 3, lines 47-51; figures 3-6 and corresponding text); and

Page 5

- d. wherein the enabling/disabling devices is configured to be data driven (functional unit is not required by the currently executing software and shutting down an external bus interface to main memory in the event a certain block of code is expected to fit entirely within an internal cache are both interpreted to be data driven, col. 3, lines 47-63).
- 13. Regarding claim 5, Gupta taught the data processing device according to claim 4, as described above. Gupta further teaches wherein the enabling/disabling device is adapted to provide a clock to a number of the data processing units which is equal to 0 (all or none of the processing units of Gupta may be enabled or disabled, col. 3, lines 47-51; figures 3-5 and corresponding text).
- 14. Regarding claim 7, Gupta taught the data processing device according to claim 4, as described above. Gupta further teaches wherein each of the processing units is a reconfigurable unit of a multi-dimensional array (each processing unit of Gupta is reconfigurable because it can change its operating mode, col. 3, line 64 through col. 4, line 5).
- 15. Regarding claim 8, Gupta taught the data processing device according to claim 4, as described above. Gupta further teaches wherein the enabling disabling device is adapted to selectively enable or disable power supply to the number of data processing units (figure 6 and corresponding text).
- 16. Regarding claim 9, Gupta taught the data processing device according to claim 4, as described above. Gupta further teaches wherein the enabling/disabling device is adapted to

Art Unit: 2116

5

10

20

selectively block full clock speed for the number of data processing units (figures 3-5 and

Page 6

corresponding text).

17. Regarding claim 10, Gupta taught the data processing device according to claim 4, as

described above. Gupta further teaches wherein the enabling/disabling device is adapted to be

data availability driven (shutting down an external bus interface to main memory in the event a

certain block of code is expected to fit entirely within an internal cache are both interpreted to be

data driven, col. 3, lines 47-63; wherein the data availability is interpreted to be available to be

placed in an internal cache).

18. Regarding claim 11, Gupta taught the data processing device according to claim 4, as

described above. Gupta further teaches wherein the number of data processing units includes

only a single one of the data processing units in the array (Gupta shows that any number of data

processing units in the array may be enabled or disabled or have their clock speed controlled,

figure 2).

15 19. Regarding claim 12, Gupta teaches a data processing device, comprising:

a. an array of data processing units (FU₁-FU₂, figure 2), the data processing units being

connected to at least one of a power supply line (removing power to functional unit, col.

4, lines 5-7; figure 6 and corresponding text) and a clock line (col. 3, line 67 through col.

4, line 5; figures 3-5 and corresponding text); and

b. an enabling/disabling device (power control 108, figure 2) adapted to, in response to

an availability of data for at least one respective one of the data processing units, at least

one of:

Art Unit: 2116

5

10

15

20

i. i) selectively enable or disable power supply to the at least one respective one of the data processing units (removing power to the functional units, col. 4, lines 5-7), and

- ii. ii) selectively block full clock speed for the at least one respective one of the data processing units (col. 3, line 67 through col. 4, line 5);
- c. wherein the at least one respective one of the data processing units includes less than all of the data processing units in the array (each functional may be provided with it own clock and power control col. 3, lines 47-51; figures 3-6; Gupta shows that any number of data processing units in the array may be enabled or disabled or have their clock speed controlled, figure 2).
- 20. Regarding claim 13, Gupta taught the data processing device according to claim 12, as described above. Gupta further teaches wherein the enabling/disabling device enables the power supply to the respective one of the data processing units only when data is available for the respective one of the data processing units (shutting down an external bus interface to main memory in the event a certain block of code is expected to fit entirely within an internal cache are both interpreted to be data driven, col. 3, lines 47-63; wherein the data availability is interpreted to be available to be placed in an internal cache; also wherein the software determines that a functional unit is not required by currently executing software, col. 3, lines 44-51).
- 21. Regarding claim 14, Gupta taught the data processing device according to claim 12, as described above. Gupta further teaches wherein the enabling/disabling device is adapted to make a clock signal available to the respective one of the data processing units only when an operand is ready for the respective one of the data processing units (shutting down an external bus

Art Unit: 2116

5

10

15

20

interface to main memory in the event a certain block of code is expected to fit entirely within an internal cache are both interpreted to be data driven, col. 3, lines 47-63; block of code sent to a cache are operands).

Page 8

- 22. Regarding claim 15, Gupta taught the data processing device according to claim 12, as described above. Gupta further teaches wherein the enabling/disabling device is associated with only a single one of the data processing units (Gupta shows that any number of data processing units in the array may be enabled or disabled or have their clock speed controlled, figure 2).
- 23. Regarding claim 16, Gupta taught the data processing device according to claim 12, as described above. Gupta further teaches wherein the at least one respective one of the data processing units includes only a single one of the data processing units in the array (Gupta shows that any number of data processing units in the array may be enabled or disabled or have their clock speed controlled, figure 2).
- 24. Regarding claim 17, Gupta teaches a processing device, comprising:
 - a. an array of data processing units (FU_1 - FU_2 , figure 2), the data processing units being connected to at least one of a power supply line (removing power to functional unit, col.
 - 4, lines 5-7; figure 6 and corresponding text) and a clock line (col. 3, line 67 through col.
 - 4, line 5; figures 3-5 and corresponding text); and
 - b. an enabling/disabling device (power control 108, figure 2) adapted to make a clock signal available to at least one respective one of the data processing units when an operand is ready for the at least one respective one of the data processing units (shutting down an external bus interface to main memory in the event a certain block of code is expected to fit entirely within an internal cache are both interpreted to be data driven, col.

Art Unit: 2116

5

15

3, lines 47-63; wherein the data availability is interpreted to be available to be placed in an internal cache; also wherein the software determines that a functional unit is not required by currently executing software, col. 3, lines 44-51); and

- c. wherein the at least one respective one of the data processing units includes less than all of the data processing units in the array (each functional may be provided with it own clock and power control col. 3, lines 47-51; figures 3-6; Gupta shows that any number of data processing units in the array may be enabled or disabled or have their clock speed controlled, figure 2).
- 25. Regarding claim 18, Gupta taught the data processing device according to claim 17, as
 10 described above. Gupta further teaches wherein the enabling/disabling device is associated with
 only a single one of the data processing units (Gupta shows that any number of data processing
 units in the array may be enabled or disabled or have their clock speed controlled, figure 2).
 - 26. Regarding claim 19, Gupta taught the data processing device according to claim 17, as described above. Gupta further teaches wherein the at least one respective one of the data processing units includes only a single one of the data processing units in the array (Gupta shows that any number of data processing units in the array may be enabled or disabled or have their clock speed controlled, figure 2).

Response to Arguments

27. Applicant's arguments filed 12/18/06 have been fully considered but they are not persuasive.

Art Unit: 2116

data driven.

5

10

15

28. Applicant argues in substance neither Durham nor Gupta teach that an enabling/disabling device is data driven. The examiner respectfully disagrees.

- 29. Regarding Durham, applicant is directed to col. 4, lines 45-54 of Durham. Durham measures values of power then places a functional unit in power mode based on the measurement. The measurements are data, thus the enabling/disabling device of Durham are
- 30. Regarding Gupta, applicant further asserts that Gupta device is driven by instructions rather than by data. The examiner contends that a device being driven by instruction is inherently driven by data from those instructions. Instructions are portions of software that contain data. Gupta uses software to control power to a functional unit. The software generates values based on software being executed by the processing device, as shown at col. 3, lines 47-62. Software being currently executed inherently contains data that determines which functional unit is required. Also, Gupta refers to blocks of code that are determined to fit in an internal cache would constitute data, that is used to shut down a functional unit. Gupta merely uses software rather than hardware to determine which functional units to shut down. The software of Gupta inherently requires data. Thus, the device of Gupta is driven by data.

5

10

15

Conclusion

31. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to James K. Trujillo whose telephone number is (571) 272-3677. The examiner can normally be reached on M-F (8:00 am - 5:30 pm).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rehana Perveen can be reached on (571) 272-3676. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2116

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

10

5

James K. Trujillo Primary Examiner Technology Center 2100